Stealey (microprocessor)
Stealey is the codename for a low-power x86 architecture microprocessor based on a Dothan core derived from the Intel Pentium M, built on a 90 nm process with 512 KB L2 cache and 400 MT/s front side bus (FSB). It was branded as Intel A100 and Intel A110 and appeared as part of the McCaslin platform.[1] They were replaced in 2008 by the Menlow platform, including the 45 nm Silverthorne CPU and Poulsbo SCH.[2]
| General Info | |
|---|---|
| Launched | 2007 |
| Common manufacturer(s) |
|
| CPUID code | 06dx |
| Product code | 80536 |
| Performance | |
| Max. CPU clock rate | 600 MHz to 800 MHz |
| FSB speeds | 400 MT/s |
| Architecture and classification | |
| Min. feature size | 90 nm |
| Microarchitecture | P6 variant |
| Instruction set | x86, SSE, SSE2 |
| Physical specifications | |
| Cores |
|
| Products, models, variants | |
| Brand name(s) |
|
The A110 runs at 800 MHz, the A100 at 600 MHz, and both have a TDP of 3 watts, and a power consumption in the lowest power state of only 0.4 watts.[3]
The A100 and A110 processors are part of the Intel Ultra Mobile Platform 2007[4] and were designed to be used in MIDs, UMPCs and Ultralight laptops.
See also
- Pentium M (microarchitecture)
- Mobile Internet device (MID)
- Intel Atom - Intel's successor for this market
- AMD Geode - A similar x86 chip from a different manufacturer
References
- Evan Blass (2007-04-06), Intel poised to unveil new UMPC platform?, Engadget, retrieved 2008-01-25
- Intel News Disclosures From Day 2 Of The Intel Developer Forum In Beijing, Intel, 2007-04-18, retrieved 2008-01-25
- Intel Processor A100 and A110 on 90 nm Process with 512-KB L2 Cache (PDF), Intel, archived from the original (PDF) on 2008-02-24, retrieved 2008-01-25
- Intel Ultra Mobile Platform 2007, Intel, retrieved 2008-01-25
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.