Compute Express Link

Compute Express Link (CXL) is an open standard interconnect for high-speed CPU-to-device and CPU-to-memory, designed to accelerate next-generation data center performance.[1][2][3][4] CXL is built upon the PCI Express (PCIe) physical and electrical interface with protocols in three key areas: I/O, memory and cache coherence.

Compute Express Link
Year created2019 (2019)
Speed1.x (32 GT/s):
  • 3.938 GB/s (×1)
  • 63.01 GB/s (×16)
Websitewww.computeexpresslink.org

On April 2, 2020, the Compute Express Link (CXL) and Gen-Z Consortiums have announced their execution of a Memorandum of Understanding (MOU), describing a mutual plan for collaboration between the two organizations.[5][6]

History

CXL Specification 1.0

On March 11, 2019, the CXL Specification 1.0 based upon PCIe 5.0 was released. The founding promoter members of the CXL specification included: Alibaba, Cisco, Dell EMC, Facebook, Google, HPE, Huawei, Intel and Microsoft.[7]

CXL Specification 1.1

In June, 2019, the CXL Specification 1.1 was released.

On July 18, 2019, AMD joined CXL.[8]

Consortium members

Founding members[9] as of September 21, 2019, are:

Current members[10] as of September 21, 2019, are:

Implementations

On April 2, 2019 Intel announced their family of Agilex FPGAs featuring CXL.[11]

Also see
gollark: There would be Razetime messaging apps and Linux distributions and backpacks and laptops.
gollark: Why? You would get good, optimal products.
gollark: All kinds of goods and services would be tailored to them.
gollark: Razetimes would become the world's biggest demographic.
gollark: The steel industry would be hardest hit.

References
  1. "ABOUT CXL". Compute Express Link. Retrieved 2019-08-09.
  2. "Synopsys Delivers Industry's First Compute Express Link (CXL) IP Solution for Breakthrough Performance in Data-Intensive SoCs". finance.yahoo.com. Yahoo! Finance. Retrieved 2019-11-09.
  3. "A Milestone in Moving Data". Intel Newsroom. Intel. Retrieved 2019-11-09.
  4. "Compute Express Link Consortium (CXL) Officially Incorporates; Announces Expanded Board of Directors". www.businesswire.com. Business Wire. 2019-09-17. Retrieved 2019-11-09.
  5. Compute Express Link(CXL) Consortium and Gen-Z Consortium (April 2, 2020). "CXL ConsortiumTM and Gen-Z Consortium Announce MOU Agreement" (PDF). Retrieved April 11, 2020.
  6. Gen-Z Consortium (April 2, 2020). "CXL Consortium and Gen-Z Consortium Announce MOU Agreement". Retrieved April 11, 2020.
  7. Cutress, Ian. "CXL Specification 1.0 Released: New Industry High-Speed Interconnect From Intel". www.anandtech.com. Retrieved 2019-08-09.
  8. "AMD Joins Consortia to Advance CXL, a New High-... | Community". community.amd.com. Retrieved 2019-08-09.
  9. https://www.computeexpresslink.org/copy-of-members
  10. https://www.computeexpresslink.org/members
  11. "How do the new Intel Agilex FPGA family and the CXL coherent interconnect fabric intersect?". PSG@Intel. 2019-05-03. Retrieved 2019-08-09.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.