PCI/104-Express

The PCI/104-Express™ specification establishes a standard to use the high-speed PCI Express bus in embedded applications. It was developed by the PC/104 Consortium and adopted by member vote in March 2008. PCI Express was chosen because of its market adoption, performance, scalability, and growing silicon availability worldwide. It provides a new high-performance physical interface while retaining software compatibility with the existing PCI infrastructure.

Incorporating the PCI Express bus within the industry proven PC/104 architecture brings many advantages for embedded applications including fast data transfer, low cost due to PC/104’s unique self-stacking bus, high reliability due to PC/104’s inherent ruggedness, and long-term sustainability.

Specification Overview

There are two versions of the specification that are complementary. The main difference is that Type 2 replaces the PCI Express x16 link with SATA, USB 3.0, LPC, and RTC battery.

Both Type 1 and Type 2 have this common feature set and pin assignments:

  • Four x1 PCI Express Links
  • Two USB 2.0
  • ATX power and control signals: +5V Standby, Power supply on, Power OK
  • Power: +3.3V, +5V, +12V
  • SMBus

Type 1 has the common feature set plus:

  • One x16 PCI Express Link, or optionally two x8 Links, two x4 PCI Express Links, or two SDVO

Type 2 has the common feature set plus:

  • Two x4 PCI Express Links
  • Two USB 3.0
  • Two SATA
  • LPC Bus
  • RTC Battery
gollark: 3 is probably ethically neutral, I forget.
gollark: I have a computer on a Minecraft server which finds the most ethical numbers.
gollark: Ah, convolutional neural networks, how convolutional.
gollark: I'm reminded of that study involving a dead fish being fMRIed.
gollark: I will go read the actual paper.

See also

References
    This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.