22 nm process

The 22 nm node is the process step following 32 nm in CMOS MOSFET semiconductor device fabrication. The typical half-pitch (i.e., half the distance between identical features in an array) for a memory cell using the process is around 22 nm. It was first demonstrated by semiconductor companies for use in RAM memory in 2008. In 2010, Toshiba began shipping 24 nm flash memory chips, and Samsung Electronics began mass-producing 20 nm flash memory chips. The first consumer-level CPU deliveries using a 22 nm process started in April 2012 with the Intel Ivy Bridge processors.

Semiconductor
device
fabrication
MOSFET scaling
(process nodes)
Future

The ITRS 2006 Front End Process Update indicates that equivalent physical oxide thickness will not scale below 0.5 nm (about twice the diameter of a silicon atom), which is the expected value at the 22 nm node. This is an indication that CMOS scaling in this area has reached a wall at this point, possibly disturbing Moore's law.

The 20-nanometre node is an intermediate half-node die shrink based on the 22-nanometre process.

TSMC began mass production of 20 nm nodes in 2014.[1] The 22 nm process was superseded by commercial 14 nm FinFET technology in 2014.

Technology demos

In 1998, FinFET devices down to 17 nm were demonstrated by an international team of researchers working at UC Berkeley, led by Digh Hisamoto from Japan's Hitachi Central Research Laboratory and Chenming Hu from the Taiwan Semiconductor Manufacturing Company (TSMC), along with Wen-Chin Lee, Jakub Kedzierski, Erik Anderson, Hideki Takeuchi, Kazuya Asano, Tsu-Jae King Liu and Jeffrey Bokor.[2] In December 2000, a 20 nm FinFET process was demonstrated by the same research team.[3]

On August 18, 2008, AMD, Freescale, IBM, STMicroelectronics, Toshiba, and the College of Nanoscale Science and Engineering (CNSE) announced that they jointly developed and manufactured a 22 nm SRAM cell, built on a traditional six-transistor design on a 300 mm wafer, which had a memory cell size of just 0.1 μm2.[4] The cell was printed using immersion lithography.[5]

The 22 nm node may be the first time where the gate length is not necessarily smaller than the technology node designation. For example, a 25 nm gate length would be typical for the 22 nm node.

On September 22, 2009, during the Intel Developer Forum Fall 2009, Intel showed a 22 nm wafer and announced that chips with 22 nm technology would be available in the second half of 2011.[6] SRAM cell size is said to be 0.092 μm2, smallest reported to date.

On January 3, 2010, Intel and Micron Technology announced the first in a family of 25 nm NAND devices.

On May 2, 2011, Intel announced its first 22 nm microprocessor, codenamed Ivy Bridge, using a FinFET technology called 3-D Tri-Gate.[7]

IBM's POWER8 processors are produced in a 22 nm SOI process.[8]

Shipped devices
  • Toshiba announced that it was shipping 24 nm flash memory NAND devices on August 31, 2010.[9]
  • In 2010, Samsung Electronics began mass production of 64 Gbit NAND flash memory chips using a 20 nm process.[10]
  • Also in 2010, Hynix introduced a 64 Gbit NAND flash memory chip using a 20 nm process.[11]
  • On April 23, 2012, Intel Core i7 and Intel Core i5 processors based on Intel's Ivy Bridge 22 nm technology for series 7 chipsets went on sale worldwide.[12] Volume production of 22 nm processors began more than six months earlier, as confirmed by former Intel CEO Paul Otellini on October 19, 2011.[13]
  • On June 3, 2013, Intel started shipping Intel Core i7 and Intel Core i5 processors based on Intel's Haswell microarchitecture in 22 nm Tri-Gate FinFET technology for series 8 chipsets.[14]
gollark: Ah yes, "only" one hour.
gollark: How many people are going around extracting zinc from its ore?
gollark: Opus encoders let you configure the target bitrate. If you compare a 48kbps Opus file to a 48kbps DFPWM one, the quality of the Opus one will likely be better.
gollark: DFPWM is, by default, 48kbps, if I remember right.
gollark: <@290217153293189120> Opus has configurable bitrate, you know...

References
  1. "20nm Technology". TSMC. Retrieved 30 June 2019.
  2. Tsu‐Jae King, Liu (June 11, 2012). "FinFET: History, Fundamentals and Future". University of California, Berkeley. Symposium on VLSI Technology Short Course. Retrieved 9 July 2019.
  3. Hisamoto, Digh; Hu, Chenming; et al. (December 2000). "FinFET-a self-aligned double-gate MOSFET scalable to 20 nm". IEEE Transactions on Electron Devices. 47 (12): 2320–2325. CiteSeerX 10.1.1.211.204. doi:10.1109/16.887014.
  4. "TG Daily news report". Archived from the original on 2008-08-19. Retrieved 2008-08-18.
  5. EETimes news report
  6. Intel announces 22nm chips for 2011
  7. Intel 22nm 3-D Tri-Gate Transistor Technology
  8. IBM opens Power8 kimono (a little bit more)
  9. Toshiba launches 24nm process NAND flash memory
  10. "History". Samsung Electronics. Samsung. Retrieved 19 June 2019.
  11. "History: 2010s". SK Hynix. Retrieved 8 July 2019.
  12. Intel launches Ivy Bridge...
  13. Tom's Hardware: Intel to Sell Ivy Bridge Late in Q4 2011
  14. "4th Generation Intel® Core™ Processors Coming Soon". Archived from the original on 2015-02-09. Retrieved 2013-04-27.
Preceded by
32 nm (CMOS)		 MOSFET manufacturing processes Succeeded by
14 nm (FinFET)
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.