Memory bank

A memory bank is a logical unit of storage in electronics, which is hardware-dependent. In a computer, the memory bank may be determined by the memory controller along with physical organization of the hardware memory slots. In a typical synchronous dynamic random-access memory (SDRAM) or double data rate synchronous dynamic random-access memory (DDR SDRAM), a bank consists of multiple rows and columns of storage units, and is usually spread out across several chips. In a single read or write operation, only one bank is accessed, therefore the number of bits in a column or a row, per bank and per chip, equals the memory bus width in bits (single channel). The size of a bank is further determined by the number of bits in a column and a row, per chip, multiplied by the number of chips in a bank.

Not to be confused with Page (computer memory) or Block (computer memory).

Some computers have several identical memory banks of RAM, and use bank switching to switch between them. Harvard architecture computers have (at least) two very different banks of memory, one for program storage and other for data storage.

In caching

A memory bank is a part of cache memory that is addressed consecutively in the total set of memory banks, i.e., when data item a(n) is stored in bank b, data item a(n + 1) is stored in bank b + 1. Cache memory is divided in banks to evade the effects of the bank cycle time (see above) [=> missing "bank cycle" definition, above]. When data is stored or retrieved consecutively each bank has enough time to recover before the next request for that bank arrives.[1]

The number of memory modules needed to have the same number of data bits as the bus. A bank can consist of one or more memory modules.

gollark: HAHAHAHAHAHAHA
gollark: Well, if you extrapolate from current trends, probably JS will be gone and replaced with some even weirder thing.
gollark: ++delete communist revolutions
gollark: No communist revolutions!
gollark: Videos are sent uncompressed at "16k³", the marketing name for multi-layer transparent 16k displays which don't actually have 16000 layers.

See also

Further reading
  • "2.3.3 Data Random Access Memory". MCS-4 Assembly Language Programming Manual - The INTELLEC 4 Microcomputer System Programming Manual (PDF) (Preliminary ed.). Santa Clara, California, USA: Intel Corporation. December 1973. pp. 2-5–2-6. MCS-030-1273-1. Archived (PDF) from the original on 2020-03-01. Retrieved 2020-03-02.

References
  1. "Glossary". Overview of Recent Supercomputers. Retrieved 26 August 2011.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.