Elbrus-8S

The Elbrus-8S (Russian: Эльбрус-8С) is a Russian 28 nanometer 8-core microprocessor developed by Moscow Center of SPARC Technologies (MCST). The first prototypes were produced by the end of 2014 and serial production started in 2016.[3] The Elbrus-8S is to be used in servers and workstations.[4]

Elbrus-8S
Performance
Max. CPU clock rate1.3 GHz
Architecture and classification
Instruction setElbrus 2000, x86, x64
Physical specifications
Cores
  • 8
History
PredecessorElbrus-4S
SuccessorElbrus-16S
Elbrus-8SV[1][2]
Performance
Max. CPU clock rate1.5 GHz
Architecture and classification
Instruction setElbrus 2000, x86, x64
Physical specifications
Cores
  • 8
History
PredecessorElbrus-4S
SuccessorElbrus-16S

Four Elbrus processors on a server motherboard puts a total of 32 processor cores in a server blade.[5][6]

In 2018 MCST announced its plans for the production of an updated version with twice the performance, the Elbrus-8SV. The CPU features 576 Gflops and 1.5 GHz, as well as DDR4 support instead of DDR3.[1][2] Engineering samples were already completed in Q3 2017.[7]

Supported operating systems

The Elbrus-8S and -SV processors support binary compatibility with Intel x86 and x86-64 processors via binary translation.[2] The documentation suggests that the processors can run Windows XP and Windows 7.[2] The processors can also run a Linux kernel based OS compiled for Elbrus.

Elbrus Elbrus-8S information

Production start 2014 (samples), 2015 (for data-servers)
Cores 8
Computer architecture VLIW, Elbrus (proprietary, closed) version 4, 64-bit
Tech. node 28 nm, TSMC process
Clock rate 1.3 GHz
Cache
  • L1 caches per core: 128 KB for instructions (1 port) + 64 KB for data (4 ports)
  • L2 cache per core: 512 KB, 1 port
  • L3 cache, shared across cores: 16 MB, 4 banks 1 port each
Integrated memory controller DDR3-1600, 4 72-bit channels (with ECC)
Peak performance per CPU, Gflops 125 for DP or 250 for SP
Supported programming platforms C, C++, Java, Fortran-77, Fortran 90
Performance 250 Gflops

Elbrus Elbrus-8SV information

Production start 2018 Q4[8]
Cores 8
Computer architecture VLIW, Elbrus (proprietary, closed) version 5, 64-bit
Tech. node 28 nm, TSMC process
Clock rate 1.5 GHz
Cache
  • L1 caches per core: 64KB data + 128KB instructions
  • L2 cache 512 KB in each core, 4 MB total
  • L3 cache, 16 MB per processor
Integrated memory controller 4 channel DDR4-2400 registered as ECC, to 68.3 GB/s

64 GB per processor, 1 TB address space

Peak performance per CPU, Gflops 288 for DP or 576 for SP
Operating conditions −60...+85 °C, −40...+90 °C
Performance 576 Gflops
gollark: ++eval is for arithmetic, ++exec should be for code.
gollark: Odd.
gollark: ++eval 1 + 1++eval 1 + 1
gollark: ++exec```testtest```
gollark: ++exec

See also

References

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.