Catapult C

Catapult C Synthesis, a commercial electronic design automation product of Mentor Graphics, is a high-level synthesis tool, sometimes called algorithmic synthesis or ESL synthesis. Catapult C takes ANSI C/C++ and SystemC inputs[1] and generates register transfer level (RTL) code targeted to FPGAs and ASICs.[2]

History

In 2004, Mentor Graphics formally announced its Catapult C high level synthesis product offering hierarchical design support for synthesizing pipelined, multi-block subsystems from untimed ANSI C/C++ descriptions. Catapult C's main functionality was generating RTL (VHDL and Verilog) targeted to ASICs and FPGAs. Users specified constraints for timing and area, and provided a clock period and destination technology. Mentor also announced a Catapult C Library Builder for ASIC Designers to collect detailed characterization data.[3]

In 2005, Mentor announced extensions to Catapult C to automatically create SystemC transaction-level models and wrappers, for simulation of the design in verification environments supporting SystemC. Mentor also introduced interface synthesis to map the data transfer implied by passing of C++ function arguments to hardware interfaces such as wires, registers, handshaked registers, memories, buses or more complex user-defined interfaces.[4]

In 2006, Mentor announced Catapult SL (System Level) for automatically creating signal processing subsystems. Catapult SL could coordinate the partitioning of sequential C operations into multiple blocks within the subsystem, including partitioning into multiple clock domains. Catapult SL automatically inserts appropriate inter-block channels and memory buffers to assemble the sub-system.[5]

In January 2009, Mentor announced an integration between Catapult C and its Vista SystemC design and simulation environment to automatically generate transaction-level models (TLM). In this process, the untimed ANSI C++ input to Catapult is encapsulated in a TLM wrapper; timing information is extracted from the synthesis results and back-annotated in the resulting model. The flow is compatible with the TLM-2.0 standard from the Open SystemC Initiative (OSCI).[6]

In June 2009, Mentor announced that it enhanced Catapult C with the ability to synthesize control logic, create power-optimized RTL netlists, with automatic multi-level clock gating, and an automated verification flow to enable a debug of the RTL against the original C++ input.[7]

In January 2010, Mentor announced the ability for Catapult C to take direct SystemC input, including both cycle-based and transaction level (TLM) support.[8]

In May 2011, Mentor announced that Catapult C supported TLM synthesis. Abstract TLM models are converted to pin-accurate, protocol-specific, SystemC models, and from there, synthesized to RTL code. Existing synthesizable descriptions can be converted to TLMs.[9]

In August 2011, Catapult C was acquired by Calypto Design Systems.[10]

In September 2015, Mentor Graphics acquired Calypto Design Systems,[11] thus reacquiring Catapult C.

Features

CatapultC synthesizes ANSI C/C++ without proprietary extensions. The C/C++ language support includes pointers, classes, templates, template specialization and operator overloading, which facilitate design reuse methodology over RTL code.[12]

Catapult C supports both algorithmic and control logic synthesis.[13]

Designers do iterations with CatC to pick their preferred micro architecture for specified performance and area constraints.[14] Catapult has a graphic user interface with a visual view of the hardware circuit it is scheduling, as well as the clock reference between the C code and the Verilog RTL code. Catapult C has 3 types of simulation using the original C/C++ testbench: Cycle-based, RTL-based, and Gate-Level based.[15]

Catapult C supports SystemC model generation intended for virtual platforms, and a SystemC test environment to verify the generated RTL against the original C++ using the original C++ testbench.

Catapult C supports the synthesis of Transaction Level Models (TLM), including standard off-the-shelf bus interfaces and custom protocols.[16]

Competing HLS Products
gollark: But we discuss esolangs all the time!
gollark: Some bees aren't even differentiable.
gollark: You have to manage spontaneous tetrational apiogenesis, the Pauli exclusion principle (some bees are fermions), apioidal numerical effects causing increased downtime for some numbers, apiolectromagnetic field turbulence, and undocumented legacy code.
gollark: Apiary management is *not trivial* though!
gollark: I favour a direct approach utilizing our world-leading orbital mind control lasers, with their efficient Rust-based software.

References
  1. Chip Design Bridging ESL and High-Level Synthesis
  2. University of Oulu Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA Wireless System Using C Synthesis
  3. EETimes: High-level synthesis rollouts enable ESL
  4. SOCCentral Mentor Graphics Extends Catapult C Synthesis Product Archived 2006-02-05 at the Wayback Machine
  5. SOCCentral Mentor Introduces High-Level Synthesis to Create High-Performance Subsystems from Pure ANSI C++ Archived 2012-09-13 at Archive.today.
  6. EETimes Mentor TLM 2.0 design flow
  7. SCDsource Mentor Catapult C synthesizes control and power management Archived 2011-10-09 at the Wayback Machine
  8. Chip Design Bridging ESL and High-Level Synthesis
  9. EETimes Mentor’s TLM Synthesis links virtual prototyping and hardware implementation
  10. EETimes Calypto acquires Mentor's Catapult C
  11. PR Newswire Mentor Graphics Acquires Calypto Design Systems
  12. University of Oulu Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA Wireless System Using C Synthesis
  13. SCDsource Mentor Catapult C synthesizes control and power management Archived 2011-10-09 at the Wayback Machine
  14. ICASSP Architectural Design and Implementation of the Increasing Radius – List Sphere Detector Algorithm
  15. Deepchip C/C++ chip design using high-level synthesis
  16. EETimes Mentor’s TLM Synthesis links virtual prototyping and hardware implementation
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.