Robert Hall (Royal Navy officer)

Vice-Admiral Robert Hall, CB (1817 – 11 June 1882) was a Royal Navy officer who went on to be Third Lord and Controller of the Navy.

Robert Hall
Born1817
Died11 June 1882
Buried
Mount St Bernard Abbey, Leicestershire
Allegiance United Kingdom
Service/branch Royal Navy
RankVice-Admiral
Battles/warsCrimean War
AwardsCompanion of the Order of the Bath

Early life

He was the natural son of Sir Robert Hall (1778-1818), a naval officer,  and Miss Mary Ann Edwards.[1]

Hall joined the Royal Navy in 1833.[2] Promoted to Captain in 1855, he commanded HMS Gladiator in the Sea of Azov and HMS Miranda in the Black sea during the Crimean War.[2] He was then given command of HMS Termagant.[2]

He was appointed Private Secretary to the Duke of Somerset (First Lord of the Admiralty) in 1863, Superintendent of Pembroke dockyard in 1866[3] and Third Lord and Controller of the Navy in 1871.[2] He was afterwards Naval Secretary of the Admiralty from 1872 to 1882 and acting Permanent Secretary to the Admiralty in 1882 in the absence of the incumbent.[2]

Hall was laid to rest in the secular cemetery of Mount St Bernard Abbey, Leicestershire.[4]

gollark: Does Xander *need* 3TB of storage?
gollark: <@!202992030685724675> The reactor is done!
gollark: Unlike *someone*, I actually have mitigations on.
gollark: ```Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr p ge mca cmov pat pse36 clflush dts acpi mmx fxsr ss e sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm c onstant_tsc art arch_perfmon pebs bts rep_good nop l xtopology nonstop_tsc cpuid aperfmperf tsc_known _freq pni pclmulqdq dtes64 monitor ds_cpl vmx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid sse4_1 sse4 _2 x2apic movbe popcnt tsc_deadline_timer aes xsav e avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_ fault epb invpcid_single pti ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsb ase tsc_adjust bmi1 avx2 smep bmi2 erms invpcid mp x rdseed adx smap clflushopt intel_pt xsaveopt xsa vec xgetbv1 xsaves dtherm ida arat pln pts hwp hwp _notify hwp_act_window hwp_epp md_clear flush_l1d```
gollark: Architecture: x86_64CPU op-mode(s): 32-bit, 64-bitByte Order: Little EndianAddress sizes: 39 bits physical, 48 bits virtualCPU(s): 4On-line CPU(s) list: 0-3Thread(s) per core: 2Core(s) per socket: 2Socket(s): 1NUMA node(s): 1Vendor ID: GenuineIntelCPU family: 6Model: 142Model name: Intel(R) Core(TM) i5-7200U CPU @ 2.50GHzStepping: 9CPU MHz: 861.413CPU max MHz: 3100.0000CPU min MHz: 400.0000BogoMIPS: 5426.00Virtualization: VT-xL1d cache: 64 KiBL1i cache: 64 KiBL2 cache: 512 KiBL3 cache: 3 MiBNUMA node0 CPU(s): 0-3Vulnerability L1tf: Mitigation; PTE Inversion; VMX conditional cache f lushes, SMT vulnerableVulnerability Mds: Mitigation; Clear CPU buffers; SMT vulnerableVulnerability Meltdown: Mitigation; PTIVulnerability Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl and seccompVulnerability Spectre v1: Mitigation; __user pointer sanitizationVulnerability Spectre v2: Mitigation; Full generic retpoline, IBRS_FW, STIBP conditional, RSB filling

See also
  • O'Byrne, William Richard (1849). "Hall, Robert" . A Naval Biographical Dictionary . John Murray – via Wikisource.

References
  1. "Biography – HALL, Sir ROBERT – Volume V (1801-1820) – Dictionary of Canadian Biography". www.biographi.ca. Retrieved 24 February 2019.
  2. William Loney RN
  3. Pembroke Dockyard
  4. Nottingham Evening Post, 16 June 1882
Military offices
Preceded by
Sir Spencer Robinson		 Third Lord and Controller of the Navy
1871–1872		 Succeeded by
William Stewart
as Controller of the Navy
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.