Rigid frame

In structural engineering, a rigid frame is the load-resisting skeleton constructed with straight or curved members interconnected by mostly rigid connections, which resist movements induced at the joints of members. Its members can take bending moment, shear, and axial loads.

The two common assumptions as to the behavior of a building frame are (1) that its beams are free to rotate at their connections or (2) that its members are so connected that the angles they make with each other do not change under load. Frameworks with connections of intermediate stiffness will be intermediate between these two extremes. Frameworks with connections of intermediate stiffness are commonly called semirigid frames. The AISC specifications recognize three basic frame types: Rigid Frame, Simple Frame, and Partially Restrained Frame.[1]

AISC standard

The AISC Steel Specification Commentary on Section B3 provides guidance for the classification of a connection in terms of its rigidity. The secant stiffness of the connection Ks is taken as an index property of connection stiffness. Specifically,

  Ks = Ms/θs
  where
  Ms = moment at service loads, kip-in (N-mm)
  θs = rotation at service loads, rads [2]

The secant stiffness of the connection is compared to the rotational stiffness of the connected member as follows, in which L and EI are the length and bending rigidity, respectively, of the beam.

If KsL/EI ≥ 20, it is acceptable to consider the connection to be fully restrained (in other words, able to maintain the angles between members). If KsL/EI ≤ 2, it is acceptable to consider the connection to be simple (in other words, it rotates without developing moment). Connections with stiffnesses between these two limits are partially restrained and the stiffness, strength and ductility of the connection must be considered in the design.[2]

Notes
  1. Gaylord, Edwin (1992). Steel Structures. New York: McGraw-Hill, Inc. p. 555. ISBN 0-07-023054-4.
  2. AISC 2016, p. 332.
gollark: I made a LOØÞ:```04 b0 00 0804 10 01 ff04 e0 ff 0203 e0 a0 0004 de 03 0102 c0 a0 0002 dd a0 00ff 00 00 0004 aa 00 0107 ab 00 00```
gollark: Hmm, apparently my JLT instruction is not JLTing.
gollark: I dislike it.
gollark: In my case it's opcode, 2 4-bit registers, and a 16-bit constant.
gollark: If I wasn't currently writing test code by hand as hexadecimal strings, I might do what MIPS does and make opcodes 6 bits and register indices 5 bits.

References


This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.