Programmable interrupt controller

In computing, a programmable interrupt controller (PIC) is an integrated circuit that helps microprocessor (or CPU) to handle interrupt requests (IRQ) coming from multiple different sources (like external I/O devices) which may come (get fired) simultaneously.[1] It helps to prioritize IRQs so that CPU switches execution to the most appropriate interrupt handler (ISR) after the PIC assesses the IRQs' relative priorities. Common modes of a PIC include hard priorities, rotating priorities, and cascading priorities. PICs often allow the cascading of their outputs to inputs between each other. On PC architecture PIC are typically ebedded into a southbridge chips whose internal architecture is defined by chipsets' vendors' standards.

Common features

PICs typically have a common set of registers: Interrupt Request Register (IRR), In-Service Register (ISR), Interrupt Mask Register (IMR). The IRR specifies which interrupts are pending acknowledgement, and is typically a symbolic register which can not be directly accessed. The ISR register specifies which interrupts have been acknowledged, but are still waiting for an End Of Interrupt (EOI). The IMR specifies which interrupts are to be ignored and not acknowledged. A simple register schema such as this allows up to two distinct interrupt requests to be outstanding at one time, one waiting for acknowledgement, and one waiting for EOI.

There are a number of common priority schemas in PICs including hard priorities, specific priorities, and rotating priorities.

Interrupts may be either edge triggered or level triggered.

There are a number of common ways of acknowledging an interrupt has completed when an EOI is issued. These include specifying which interrupt completed, using an implied interrupt which has completed (usually the highest priority pending in the ISR), and treating interrupt acknowledgement as the EOI.

Well-known types

One of the best known PICs, the 8259A, was included in the x86 PC. In modern times, this is not included as a separate chip in an x86 PC, but rather as part of the motherboard's southbridge chipset. In other cases, it has been replaced by the newer Advanced Programmable Interrupt Controllers which support more interrupt outputs and more flexible priority schemas.

gollark: Are you making uncool cryptocurrency #19257125891725891725891259?
gollark: You can selectively mute @⁡everyone pings you know.
gollark: Have you tried having fewer pings?
gollark: Actually, there are. I was bored, so I nondestructively scanned your brain and ran a trillion copies of you in a simulation indistinguishable from reality except that the sky is blue mostly, instead of indigo.
gollark: They still receive the events. Mine is programmed to not ignore them for funlolz.

See also

Further reading

More information on the Intel APIC can be found in the IA-32 Intel Architecture Software Developer's Manual, Volume 3A: System Programming Guide, Part 1, Chapter 10, freely available on the Intel website.

References
  1. "Interrupt Controller - an overview | ScienceDirect Topics". www.sciencedirect.com. Retrieved 2020-07-26.
This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.