Bridging fault

In electronic engineering, a bridging fault consists of two signals that are connected when they should not be. Depending on the logic circuitry employed, this may result in a wired-OR or wired-AND logic function. Since there are O(n^2) potential bridging faults, they are normally restricted to signals that are physically adjacent in the design.

Modeling bridge fault

Bridging to VDD or Vss is equivalent to stuck at fault model. Traditionally bridged signals were modeled with logic AND or OR of signals. If one driver dominates the other driver in a bridging situation, the dominant driver forces the logic to the other one, in such case a dominant bridging fault is used. To better reflect the reality of CMOS VLSI devices, a dominant AND or dominant OR bridging fault model is used where dominant driver keeps its value, while the other signal value is the result of AND (or OR) of its own value with the dominant driver.

gollark: I leave it up and just hope nobody does bad things to my scroll, which mostly works.

gollark: I really need to start setting timers for stuff. I put up a trade saying "free, will pick offer in 20 minutes" 1 hour and 40 minutes ago...

gollark: I think it automatically moves things to the ER which is neat.

gollark: <@165215471908421632> I use Valley Sherwood sometimes.

gollark: My script just sets it to `http://example.com`.

References

"Bridging Fault Model" from Test and Diagnosis for Small-Delay Defects
"Bridging Fault" from Integrated circuit test engineering: modern techniques
"A bridging fault model where undetectable faults imply logic redundancy" from Design Automation and Test in Europe

This article is issued from Wikipedia. The text is licensed under Creative Commons - Attribution - Sharealike. Additional terms may apply for the media files.